Abstract-In 1995, the IEEE approved the 802.12 standard for data transmission at 100-Mbit/s using the Demand Priority Network Access protocol. 100VG-AnyLAN products conforming to this standard offered an upgrade path for Ethernet and Token Ring networks, without requiring new building wiring. A key factor in the approval of the 802.12 standard was the demonstrated error detection properties of its coding scheme. In particular, the coding scheme allows the detection of error bursts affecting encoded data carried on four parallel conductors, using nothing more than the standard IEEE 32-bit cyclic redundancy check applied to the unencoded data. Although these error detection properties were presented for verification as part of the standards process, for many years commercial considerations prevented public disclosure of how the code was actually found. These considerations no longer apply, and, in this paper, we explain in detail the design principles of the code, combining geometrical insight, linear algebra, combinatorial reasoning, and computer search. encoding, a data "1" is transmitted as the code symbol pair 01 and a data "0" is transmitted as the code symbol pair 10. A data rate of 10-Mbit/s is achieved by transmitting code symbols at a rate of 20-Mbit/s over a single conductor. The rapid proliferation of IEEE 802.3 networks in the late 1980s was spurred by the realization that it was often unnecessary to incur the significant expense of installing new data cabling: each of the required conductors could be a twisted pair of copper telephone wiring originally intended for voice use. Although IEEE 802.3 requires only two conductors, surveys in the early 1990s revealed a large installed base of Category 3 telephone cabling comprising four twisted pairs of wires, with two of the twisted pairs remaining unused for 10-Mbit/s transmission purposes. A key objective of IEEE 802.12 was to allow operation at 100-Mbit/s by making use of all four of these twisted pairs (also known as voice-grade cabling, hence the trade name "VG"), and this is the physical environment studied in this paper. We note, however, that IEEE 802.12 was also designed to operate in two less challenging environments, namely: two twisted pairs of shielded cabling (as implemented in Token Ring networks), and a single optical fiber (allowing connection of widely separated hubs and end nodes) [6] . Furthermore, the IEEE 802.12 codewords for a four-conductor environment can easily be multiplexed to obtain the codewords required for a two-pair or single-fiber environment [7] .
encoding, a data "1" is transmitted as the code symbol pair 01 and a data "0" is transmitted as the code symbol pair 10. A data rate of 10-Mbit/s is achieved by transmitting code symbols at a rate of 20-Mbit/s over a single conductor. The rapid proliferation of IEEE 802.3 networks in the late 1980s was spurred by the realization that it was often unnecessary to incur the significant expense of installing new data cabling: each of the required conductors could be a twisted pair of copper telephone wiring originally intended for voice use.
Although IEEE 802.3 requires only two conductors, surveys in the early 1990s revealed a large installed base of Category 3 telephone cabling comprising four twisted pairs of wires, with two of the twisted pairs remaining unused for 10-Mbit/s transmission purposes. A key objective of IEEE 802.12 was to allow operation at 100-Mbit/s by making use of all four of these twisted pairs (also known as voice-grade cabling, hence the trade name "VG"), and this is the physical environment studied in this paper. We note, however, that IEEE 802.12 was also designed to operate in two less challenging environments, namely: two twisted pairs of shielded cabling (as implemented in Token Ring networks), and a single optical fiber (allowing connection of widely separated hubs and end nodes) [6] . Furthermore, the IEEE 802.12 codewords for a four-conductor environment can easily be multiplexed to obtain the codewords required for a two-pair or single-fiber environment [7] .
The Demand Priority MAC allows all four conductors to be used for data transmission simultaneously. Various binary and multilevel transmission schemes were considered as more efficient alternatives to 1-bit/2-bit Manchester encoding. The scheme selected for IEEE 802.12, after careful consideration of radiated emission and noise susceptibility properties [6] , was 5-bit/6-bit encoding. With this choice, code symbols are transmitted at a rate of 30-Mbit/s over each conductor to give a data transmission rate of 25-Mbit/s over each of the four conductors, for a combined data transmission rate of 100-Mbit/s. For details on how the code symbol transmission rate was increased, from 20-Mbit/s over a single conductor to 30-Mbit/s over each of the four conductors, while dealing with the issues of crosstalk, see [6] .
The code design problem for IEEE 802.12 is to select a particular mapping of 5-bit data values to 6-bit code values in order to satisfy four constraints simultaneously, namely 1) the number of transmitted 0's should closely match the number of transmitted 1's for each conductor, in order to achieve near-perfect dc balance and so control baseline wander at the receiver; 2) the run length of transmitted symbols (namely, the maximum number of identical consecutive symbols) should be small for each conductor, in order to ensure a high density of signal transitions and so assist accurate clock recovery at the receiver; 3) the code should guarantee the detection of errors arising from the corruption of up to three code bits located anywhere within a single encoded data packet, in order to satisfy IEEE 802 Functional Requirement 5.6.3 on Hamming distance (see Section IV); and 4) the code should guarantee the detection of a significant duration of burst error arising from the arbitrary corruption of code bits occurring across all the four conductors in parallel. Table I shows the actual choice of 5-bit/6-bit code standardized in IEEE 802.12. We shall describe how this code was designed to satisfy each of these constraints in turn.
II. DC BALANCE
Consider the stream of data bits shown in Fig. 1 , with the order of bit transmission from left (first) to right (last). The data stream is split into 5-bit data words D 7 , D 6 , . . . , D 0 prior to encoding using the 5-bit/6-bit code. The resulting stream of codewords C 7 , C 6 , . . . , C 0 is assigned to the four parallel conductors in a cyclic manner, with the order of transmission of code bits on each conductor from bottom (first) to top (last).
We wish to satisfy the constraint of dc balance for each conductor. There are 6 3 = 20 6-bit codewords that are balanced, namely those having weight 3, and clearly all of these should be included in the 5-bit/6-bit code. We then assign one weight 2 codeword and one weight 4 codeword to each of the remaining 12 5-bit data words. For each conductor independently, an alternation rule is implemented: the first time that any one of these 12 data words is to be encoded, we choose the codeword of weight 2; subsequently, whenever an unbalanced codeword is required (corresponding to any of the 12 data words), we choose the opposite weight to that previously selected for that conductor. In this way, the sequence of unbalanced codewords on each conductor (ignoring balanced codewords) alternates between weight 2 and weight 4, giving near-perfect dc balance.
At this point, we have a free choice as to which 12 of the 6 2 = 15 codewords of weight 2 and which 12 of the 15 codewords of weight 4 should be included in the code, as well as to the assignment of codewords to data words.
III. RUN LENGTH
Given that all balanced codewords are included in the code, the run length is at least six because the codewords 111000 and 000111 can be transmitted on the same conductor in succession. We now force the run length to be exactly six by excluding the unbalanced codewords 111100, 000011, 110000, and 001111 from the code.
It remains to exclude one further weight 2 and weight 4 codeword.
IV. SINGLE-CODE-BIT ERROR DETECTION
Before describing how single-code-bit errors are detected in IEEE 802.3 and IEEE 802.12, we shall review the algorithm for calculating and checking cyclic redundancy check (CRC) bits.
The 32-bit CRC algorithm uses a fixed polynomial g(x) of degree 32 with 0-1 coefficients, which, in the case of an IEEE 802 Local Area Network, is the primitive polynomial
Let an unencoded data packet comprise the bits f k −1 , f k −2 , . . . , f 0 , where f k −1 is the first transmitted bit. We associate the polynomial
i=0 f i x i with these bits and define the CRC check polynomial for these bits to be
where L(x) = 31 i=0 x i and calculations are carried out in Z 2 [x] . The 32 bits associated with C(x) are appended to the k data bits (f i ), giving a transmitted message polynomial
. Suppose the transmitted message suffers a corruption in transit (possibly affecting the CRC bits themselves), so that the received message polynomial is M (x) = M (x) + E(x). The CRC algorithm, in effect, calculates the value of M (x) mod g(x) and compares it with the value of M (x) mod g(x) that would be received in the absence of transmission errors. Note that the value M (x) mod g(x) depends only on k, not on the data bit values (f i ). The corruption is detectable (although not correctable) provided that
the error E(x) is detectable by the CRC algorithm if and only
It follows from (2) that any error burst affecting 32 or fewer consecutive data bits is detectable by the CRC algorithm. Furthermore, the 32 check bits of the CRC allow certain patterns of widely separated single-code-bit errors to be detected. In the case of IEEE 802.3, each data packet contains at most 1518 octets (8-bit data groups). There are no solutions to the polynomial equation
is primitive, and by computer search [9] , neither are there any solutions to the polynomial equation
Therefore, any two or three single-code-bit errors in an IEEE 802.3 data packet are detectable by the CRC, as required by the IEEE Functional Requirement 5.6.3 [8] : "A minimum of four bit cells in error shall be necessary for an undetected error to occur (Hamming distance 4)." Note that IEEE 802.3 does not contain any provision for declaring a data packet to be in error on the basis of receiving an invalid Manchester-encoded codeword 00 or 11, and so single-code-bit errors must be assumed to lead to single-data-bit errors in IEEE 802.3. In contrast, in IEEE 802.12, the physical layer is able to notify the Demand Priority MAC of invalid codewords, namely codewords that do not appear in the 5-bit/6-bit code table. An error that changes one or more bits of a codeword to produce another valid codeword induces an error in the original data word. For example, if the data word 01011 is encoded to 111001 according to Table I , and one code bit is corrupted during transmission so that the received codeword is 011001, then the decoded data word is 10110. The effect of the single-code-bit error is to induce the data error 01011 + 10110 = 11101. In general, the consequence of one or more single-code-bit errors affecting a given 6-bit codeword, if the resulting codeword is valid, is to induce an error a(x) of degree less than 5 in the decoded data. (IEEE 802.12 also specifies a stream cipher to be added to the data bits prior to encoding in order to avoid repetitive data patterns, and the same stream cipher bits are added to the decoded data. This affects the induced data error for a particular data word, but does not alter the set of induced data errors across all data words under a particular corruption such as change of the first transmitted bit of a codeword. Since we are only concerned with the latter, we can ignore the stream cipher in our error analysis.) IEEE 802.12 specifies a packet size of either 1518 data octets for use with IEEE 802.3 packets, or 4096 data octets for use with Token Ring packets. CRC check bits are calculated using the polynomial (1) , but are applied to the data prior to 5-bit/6-bit encoding. Although a further CRC applied to the encoded bits would have greatly facilitated error detection in IEEE 802.12, this was considered in the standardization process to be an unacceptable complication to the protocol.
There are three methods by which transmission errors can be detected in an IEEE 802.12 packet: 1) one or more invalid 6-bit codewords; 2) violation of the alternation rule on one or more conductors (for example, two weight 4 codewords on a particular conductor separated only by weight 3 codewords); and 3) an invalid CRC for the decoded data. An error that is not detected by any of these three methods is undetectable.
IEEE 802.12 strengthens the alternation rule by employing, on each conductor, two possible end delimiters ED2 and ED4 to mark the end of the sequence of codewords of a given packet. The chosen delimiter indicates the expected weight of the next unbalanced codeword. By a parity argument, any odd number of single-code-bit errors affecting distinct codewords on a particular conductor will cause a violation of the alternation rule, either within the sequence of codewords or at the end delimiter. It follows that the alternation rule will detect any odd number of single-code-bit errors occurring anywhere within an encoded data packet and affecting distinct codewords.
In order to check that the IEEE Functional Requirement 5.6.3 on Hamming distance is satisfied, we must consider the effect of two further cases: two single-code-bit errors affecting distinct codewords within an encoded data packet; and three singlecode-bit errors, two of which affect the same codeword. Both of these cases are dealt with by the result, from computer search, that there are no solutions to the polynomial equation
and integer r satisfies 0 < 5r < 8 · 4096. (This result does not depend on the allocation of codewords to the parallel conductors, nor on the choice of 5-bit/6-bit code table. It can be shown that the case of three single-code-bit errors, two of which affect the same codeword, will always be detected by the alternation rule and so, in fact, will be rejected prior to CRC checking.) Hence, IEEE 802.12 achieves Hamming distance 4, as required by the IEEE Functional Requirement 5.6.3.
V. BURST ERROR DETECTION
We have shown how IEEE 802.12 detects single-code-bit errors. We now consider the detection of burst errors due, for example, to electrical interference affecting all four parallel conductors simultaneously. Fig. 1 shows a burst error of duration two code bit periods that can arbitrarily corrupt eight code bits (to any one of 2 8 − 1 = 255 corrupted states). When the error burst straddles the boundary between codewords, as shown in Fig. 1 , the error induced on the unencoded data can involve eight consecutive data words D 7 , D 6 , . . . , D 0 and as many as 40 consecutive data bits. Since the CRC is guaranteed to detect burst errors of only 32 or fewer consecutive data bits, we see that without a careful choice of 5-bit/6-bit code table, even an error burst as short as two code bits in duration could lead to an undetectable error! Strengthening the burst error detection capability of the four-conductor proposals was a high priority in the standardization process of 100-Mbit/s IEEE 802.3 and 802.12.
A major contribution to improving burst error detection arises from the geometrical insight that the arrangement of codewords on conductors shown in Fig. 1 is unnecessarily constrained. Consider, instead, the arrangement shown in Fig. 2 , in which the codewords are still allocated cyclically to the conductors but the transmission of codewords on two of the conductors is offset by three code bit periods relative to the other two conductors. In the offset arrangement, an error burst of four or fewer code bit periods can affect no more than six consecutive data words and, therefore, no more than 30 data bits. Hence, the CRC will detect the data error induced by such a burst regardless of the choice of 5-bit/6-bit code table.
We have just seen that the burst error detection capability of the four-conductor system can be increased from one to four code bit periods simply by the offset arrangement of Fig. 2 . In the remainder of this paper, we show how to increase further the burst error detection from four to seven code bit periods by means of the choice of 5-bit/6-bit code table.
We must consider three possible configurations of an error burst of duration seven code bit periods relative to eight successive codewords C 7 , C 6 , . . . , C 0 . These configurations are labeled as A, B, and C in Table II , which shows the number of most significant bits of codewords C 1 and C 0 , and the number of least significant bits of codewords C 7 and C 6 , that are affected by the burst in each of the configurations. The 7-bit burst shown in Fig. 2 has configuration C. We use "most significant" to mean the leftmost (lowermost, first transmitted) bits of a codeword and "least significant" to mean the rightmost (uppermost, last transmitted) bits. Codewords C 5 , C 4 , C 3 , and C 2 can be so heavily corrupted by the burst, in each of the configurations, that we do not attempt to control the errors affecting them.
To emphasize the difficulty of the code table selection problem, we count the number of possible sets of codewords (C 7 , C 6 . . . , C 0 ) consistent with the alternation rule as
(For each of the four wires containing codeword pairs such as C 7 and C 3 , the codewords of a pair can each take 32 + 12 = 44 possible values, but we exclude pairs for which both codewords have the same weight 2 or the same weight 4 since they would violate the alternation rule.) Each of these sets can be corrupted to any one of 2 4·7 − 1 states by an error burst of duration 7 code bit periods, in each of configurations A, B, and C. Therefore, the total number of error cases handled simultaneously is (44 (The first factor arises by assigning the balanced codewords to 20 data words. The second factor arises by choosing which weight 2 codeword out of 13 and which weight 4 codeword out of 13 to eliminate, and then assigning the retained weight 2 and weight 4 codewords in pairs to the remaining 12 data words.) Jain [9] gives a very careful analysis of the error detection properties of the (previously determined) FDDI 4-bit/5-bit transmission code, according to a model of physical errors corrupting code bits. However, we are not aware of any previous analysis which shows how to choose a block encoding in advance so that all possible induced data errors arising from a large given set of physical transmission errors will be detectable by a CRC calculated on the unencoded data and using a predetermined CRC polynomial. A summary of the burst error detection properties of IEEE 802.12 was given in [7] , but no indication was given as to how the code table was selected to achieve these properties.
A. Configurations A and C
We will use linear algebra (Sections V-A.1 and V-A.2) and combinatorial reasoning (Section V-A.3) to deal with configurations A and C, as defined in Table II with respect to eight codewords C 7 , C 6 , . . . , C 0 corresponding to at most 40 data bits. A key observation is that, for both configurations, there are two codewords that can be corrupted in only one bit position. We will exploit this to avoid all 255 undetectable induced data errors occupying at most 40 bits. From (2), these errors are represented by the 255 polynomials
where P 7 denotes the set of polynomials of degree at most 7.
We wish to represent each of the polynomials of S as comprising eight 5-bit data groups. To do so, let P 4 denote the set of polynomials of degree at most 4 and define the mappings T i : P 7 → P 4 for i = 0, 1, . . . , 7 by
It is easy to check that each T i is a linear map. Although some of the linear algebra arguments we present could be viewed more succintly in the framework of vector spaces, we will often use an explicit treatment in terms of matrices. We write
where E i is a 5 × 8 matrix, and we use the natural correspondence between the polynomial j(x) = j 7 x 7 + j 6 x 6 + · · · + j 0 and the vector j = (j 7 , j 6 , . . . , j 0 )
T . This allows us to write
Now from (1) and (3) For example, taking j( j(x) ∈ P 7 } only in the element (0, 0). (P3) Select a 5-bit/6-bit code mapping so that, for some {a, b, c} ∈ P and some {α, β, γ} ∈ P , we have M 1 ⊆ {a, b, c} and L 1 ⊆ {α, β, γ}. This will ensure that, regardless of the values of the eight codewords (C 7 , C 6 , . . . , C 0 ) carried on the four conductors, any error burst having configuration A or C will be detectable by means of invalid codewords and the CRC. In the case of configuration A, we avoid all 255 undetectable errors in S by controlling the induced 5-bit data errors from change of the least significant bit of any values of codewords C 7 and C 6 . In the case of configuration C, we do likewise by controlling the induced 5-bit data errors from change of the most significant bit of any values of codewords C 1 and C 0 .
1) Determination of P:
In this subsection, we determine the possible triples {a, b, c} of P, as specified in (P1). We write col(A) for the column space of a matrix A.
The nullspace of the matrix E i (namely, the set of vectors j for which E i j = 0) can be represented as the column space of a matrix N i . For i = 0, 1, 6, and 7 we calculate N i explicitly as 
By inspection, each of the matrices E i (i = 0, 1, 6, 7) has rank 5 and each of the matrices N i (i = 0, 1, 6, 7) has rank 3. Likewise, the matrices E 0 + E 1 and E 6 + E 7 also have rank 5, and their corresponding nullspaces are given by the column space of respective matrices N 01 and N 67 , also of rank 3:
We now constrain the possible triples of P.
Proof: Consider a nonzero polynomial j(x) ∈ P 7 whose associated vector j satisfies E 0 j = 0, so that j is contained in col(N 0 ). By the definition of P, the ordered pair (E 1 j, E 0 j) = (E 1 j, 0) cannot occur as an element of P × {0}; therefore, no vector contained in col(E 1 N 0 ) can appear in a triple of P. Similarly, no vector contained in col(E 0 N 1 ) can appear in a triple of P. Furthermore, consider a vector j contained in col(N 01 ). The ordered pair (E 1 j, E 0 j) = ((E 1 + (E 0 + E 1 ))j, E 0 j) = (E 0 j, E 0 j) cannot occur as an element of P × P and so no element of col(E 0 N 01 ) can appear in a triple of P.
The matrices E 1 N 0 , E 0 N 1 , and E 0 N 01 involved in Lemma 1 each have rank 3:
Lemma 2: If {a, b, c} is a triple in P, and a + [00101] T ∈ {0, b, c}, then {a + [00101]
T , b, c} is a triple in P. Proof: If, for some j(x) ∈ P 7 , we have (
and
The condition that a + [00101] T ∈ {0, b, c} ensures that the elements of {a + [00101]
T , b, c} are distinct and nonzero. Lemmas 1 and 2 point to the use of T grouped in pairs. The table entries are arranged so that offsets of col(E 1 N 0 ) appear horizontally, offsets of col(E 0 N 1 ) appear vertically, and the main diagonal contains col(E 0 N 01 ). Lemma 1 excludes any nonzero 5-bit value contained in the uppermost row 1 N 0 ) ), the leftmost column (col (E 0 N 1 ) ), or the main diagonal (col(E 0 N 01 )) of the table from appearing in a triple of P. The elements of all triples {a, b, c} in P must, therefore, be drawn from the 12 remaining nonzero 5-bit values, which are highlighted in Table III . We next introduce a lemma on the pairwise intersection of offsets of column spaces of the matrices E 0 N 1 , E 1 N 0 , and E 0 N 01 , which further illustrates the underlying structure of Table III .
Lemma 3: For any 5-bit vectors h and h , there is a 5-bit vector h for which
Similar statements hold for the intersection of offsets of col(E 0 N 1 ) and col(E 0 N 01 ), and for the intersection of offsets of col(E 1 N 0 ) and col(E 0 N 01 ). Proof: Let the columns of E 0 N 1 be (v 1 , v 2 , v 3 ) and the columns of E 1 N 0 be (w 1 , w 2 , w 3 ). The intersection of h + col(E 0 N 1 ) and h + col(E 1 N 0 ) is given by the solutions of
for 0 -1 coefficients a 1 , a 2 , a 3 , b 1 , b 2 , b 3 , or equivalently
Now, by inspection, the 5 × 6 matrix [E 0 N 1 ; E 1 N 0 ] has full rank 5 and so (5) T . By Lemma 1, only the 12 highlighted values (arranged in six pairs) can belong to a triple {a, b, c} of P, since these are the 5-bit values that are not contained in col(E 1 N 0 ), col(E 0 N 1 ), or col(E 0 N 01 ). Suppose a is such a highlighted value and belongs to a triple {a, b, c} of P; we now determine the allowable values of b and c for this triple.
Since E 1 has full rank 5, we can find j(x) ∈ P 7 satisfying E 1 j = a. In order to satisfy the definition of P, as specified in (P1), b cannot take any value E 0 k for which there is some k(x) ∈ P 7 satisfying E 1 k = a. The eight values k satisfying E 1 k = a are given by k ∈ j + col(N 1 ), so this means that b cannot take any of the four pairs of values in E 0 j + col(E 0 N 1 ); these values comprise some column of Table III . Likewise we can find j (x) ∈ P 7 satisfying E 0 j = a and, by a similar argument, b cannot take any of the four pairs of values in E 1 j + col (E 1 N 0 ) ; these values comprise some row of Table III .
We next determine which of the six highlighted pairs of data values are removed from consideration by the exclusion of the values in this column and row of Table III . We claim that the excluded column E 0 j + col(E 0 N 1 ) intersects the row a + col(E 1 N 0 ) containing the value a in a pair of values lying on the main diagonal col(E 0 N 01 ) of Table III . To establish this, suppose
We know from Lemma 3 that the right-hand side of (6) comprises a pair of values contained in some row and column of Table III . Now, from (6), we can write
for some n 1 ∈ N 1 and n 0 ∈ N 0 . Substitution of a = E 1 j and
Setting n = j + n 0 + n 1 gives k = E 0 n = E 1 n and so, by definition of N 01 , we obtain k ∈ col(E 0 N 01 ), as claimed. By a similar argument, the excluded row E 1 j + col(E 1 N 0 ) intersects the column a + col(E 0 N 1 ) containing the value a in a pair of values lying on the main diagonal of Table III . In summary, given a highlighted value a belonging to a triple {a, b, c} of P, each of b and c is restricted to one of the five highlighted values lying in either the same row or the same column of Table III as a. Application of this result to the possible values of a and c associated with a given value of b then forces any triple {a, b, c} of P to be formed by taking three out of four highlighted values in the same row or column of Table III .
It remains to show that any such choice does indeed give a triple {a, b, c} satisfying the definition of P. From Lemma 2 and the proof of Lemma 1, it is sufficient to show that any ordered pair of highlighted values (x, y) taken from the same row or column of Table III (where x and y need not be distinct) does not equal (E 1 k, E 0 k) for any k(x) ∈ P 7 . We will assume (x, y) are taken from the same row; the argument when they are taken from the same column is similar. Suppose, for a contradiction, that (E 1 k, E 0 k) = (x, y) where
Applying E 0 to both sides we obtain y = E 0 j + E 0 n 1 , which contradicts (7) .
We illustrate the proof of Proposition 4 by means of an example. Suppose we fix the element a to be [00001]
T . 
T . From Table III , we can express the forbidden offsets T }. From Proposition 4, we determine the triples {a, b, c} of P to be all sets of three distinct elements taken from a single row of Table IV . By construction, each of these rows has the form
2) Determination of P : In this subsection we determine the possible triples (α, β, γ) of P , as specified in (P2). The analysis is similar to that for the triples {a, b, c} of P, so we will simply state the results without proof.
Lemma 5: No vector contained in col(E 7 N 6 ), col(E 6 N 7 ), or col(E 6 N 67 ) can appear in a triple of P .
The matrices E 7 N 6 , E 6 N 7 , and E 6 N 67 each have rank 3:
Lemma 6: If {α, β, γ} is a triple in P , and α + [01000] T ∈ {0, β, γ}, then {α + [01000]
T , β, γ} is a triple in P . Table V T grouped in pairs. Offsets of col(E 7 N 6 ) appear horizontally, offsets of col(E 6 N 7 ) appear vertically, and the main diagonal contains col(E 6 N 67 ). 
Similar statements hold for the intersection of offsets of col(E 6 N 7 ) and col(E 6 N 67 ), and for the intersection of offsets of col(E 7 N 6 ) and col(E 6 N 67 ).
Proposition 8:
The triples {α, β, γ} of P comprise all sets of three distinct highlighted 5-bit values appearing in the same row or column of Table V. The triples {α, β, γ} of P comprise all sets of three distinct elements taken from a single row of Table VI . Each of these rows has the form
3) Code Selection as Specified in (P3):
In this subsection, we complete the analysis of configurations A and C by selecting a 5-bit/6-bit code mapping as specified in (P3). In fact, we shall identify a large set of mappings, all of which deal with configurations A and C, from which we can select one in Section V-B that also deals with configuration B. In contrast to the study of linear coding, here we are not concerned with minimizing the weight of the induced data errors but rather with ensuring that the sets M 1 and L 1 are small and controllable: specifically, no larger than some set {a, b, c} ∈ P and some set {α, β, γ} ∈ P , respectively. We shall build up the 5-bit/6-bit mapping in stages, keeping track of M 1 and L 1 as each group of codewords is assigned. Fig. 3 shows a template assignment of four balanced and four unbalanced code words to six data words, with the value of x yet to be specified. The associated graph shows the induced data errors arising from change of the most significant code bit position (left-pointing arcs) and least significant code bit position (right-pointing arcs) of the codewords. We see that the entries of M 1 and L 1 resulting just from this template are {a, b} and {α, β}, respectively. For example, the change of the least significant bit position of the codeword 101100 results in the codeword 101101, which induces the data error (x + a) + (x + a + α) = α; this is represented by a right-pointing arc labeled α that connects the vertices associated with these two codewords.
Starting from the codeword 001100 in Fig. 3 , there is a path to the codeword 101101 that induces the data error a + α; and starting from the codeword 110011, there is a path to the codeword 010010 that induces the data error b + β. Since the initial two codewords of these paths are both assigned to the same data word (x) and the final two codewords are both assigned to the same data word, for consistency we must impose the constraint a + α = b + β, or, equivalently
Also, we can interchange the data word labels x + a, x + b, or the data word labels x + α, x + β, or both, without changing the current sets M 1 and L 1 . This allows additional freedom of choice for Section V-B and is represented in Fig. 3 by arcs connecting these pairs of data words. Assume that
and write G for the eight data words of col ([a; α; b] ). Taking account of (10), the six data words of Fig. 3 
so that we can consider the 32 5-bit data words to comprise four offsets of G with offset representatives x 0 , x 1 , x 2 , and x 3 , where
We can, then, apply the template assignment of Fig. 3 to the offsets whose representatives are x 0 , x 1 , and x 2 , in each case assigning codewords to six out of the eight data words of the offset. Fig. 4 shows this assignment, where the most and least significant bit of each set of eight codewords follows the pattern of the template while the central four bits always have weight 2. This assigns 24 codewords (all of whose central four bits have weight 2) to 18 data words while restricting the current sets M 1 and L 1 to {a, b} and {α, β}, respectively. Fig. 5 shows an assignment of a further 12 codewords to all eight data words of the offset whose representative is x 3 . This assignment does not enlarge the sets M 1 and L 1 , and admits the transpositions of data words indicated by arcs. Before assigning codewords to the remaining six data words, we shall apply the constraint (10), followed by the constraint (12) (which implies (11). From (8) , each row of Table IV Table IV with a row from Table VI such that (10) is satisfied, as shown in Table VII . From each row of Table VII, we form a triple {a, b, c} ∈ P by taking any three distinct elements from the first set of four data values. This is paired with a triple {α, β, γ} ∈ P formed by taking any three distinct elements from the second set of four values in that row; the values of c and γ are thereby determined. Constraint (12) removes the second row of Table VII We now assign eight codewords to the remaining six data words, and thereby fix the values of x 0 , x 1 , and x 2 . By translation of all the data words, we can take x 0 to be 0. The ten unassigned codewords are 001110, 110001, 011100, 100011, 010001, 101110, 100010, 011101, 100001, 011110, of which one codeword of weight 2 and one of weight 4 must be excluded (see Section III). Of these codewords, the pairs (010001, 110001) and (001110, 101110)
differ only in the most significant bit position, while the pairs (100010, 100011) and (011100, 011101)
differ only in the least significant bit position. The six unassigned data words are 
Similarly, if either the first or second pair of codewords in (15) is contained in the code, then d 1 + d 2 = γ and
Until this point, all unbalanced codeword pairs have been chosen to be complements of each other, for convenience of implementation. Suppose, for a contradiction, that we can satisfy (P3) while maintaining this property. Then either all four codewords of (14) or all four codewords of (15) will be retained in the code (or both); suppose the former. By assumption, the retained codewords 010001 and 101110 must both be assigned to some data word d 1 of (16). The codewords 110001 and 001110 must be assigned to distinct data words d 2 , d 3 of (16), but, then, by the reasoning leading to (17), we must have Table IV and, then, from (8) ,
But this would result in
, which is not possible from (16).] The argument when the four codewords of (15) are retained instead of those of (14) is similar (and there is, likewise, no advantage in allowing L 1 = {α, β, γ, δ} in (P3) for some row {α, β, γ, δ} of Table VI) . Therefore, the code must contain at least one pair of unbalanced codewords that are not complements of each other. Fig. 6 shows an assignment of eight codewords to two possible listings of the remaining six data words (shown on the left and on the right of the diagram), both of which will be considered in Section V-B. The assignment uses x 1 = c and x 2 = γ, in accordance with (17) and (18), to give final sets M 1 = {a, b, c} and L 1 = {α, β, γ} satisfying (P3), and excludes the codewords 010001 and 011101. It contains only one pair of unbalanced codewords that are not complements of each other. The boxed data words in Fig. 6 can be arbitrarily arranged since the corresponding codewords do not map to any other valid codewords under change of the most significant or least significant bit.
Note that we can make alternative assignments to that of 
B. Configuration B
In Section V-A, we used linear algebra and combinatorial reasoning to control the sets M 1 and L 1 and so deal with configurations C and A, respectively, of Table II . In this section, we use computer search to select one of the large class of 5-bit/6-bit mappings already identified, in order to deal with configuration B. Under configuration B, only the two most significant bit positions of C 1 and C 0 , and only the two least significant bit positions of C 7 and C 6 , can change. Our objective here is to arrange for the sets M 2 and L 2 (as defined in Section V-A) jointly to avoid all 255 undetectable errors in S-whereas, for configurations C and A, we relied on the sets M 1 and L 1 individually.
We begin by reviewing the set of 5-bit/6-bit mappings previously identified in Section V-A. There are 48 possible sets of values {a, b, c, α, β, γ}, represented by the first, third, and fourth rows of Table VII . For each of these, there are: 2 6 possible rearrangements of data words in Fig. 4; 2 2 possible rearrangements of data words in Fig. 5 ; 2 possible rearrangements of data words arising from interchange of a with b; 3! possible rearrangements of data words for each of the two listings (left-hand and righthand) in Fig. 6 ; and eight possible choices of x 3 ∈ c + γ + G. In addition, for each of these possibilities, there are 3! possible further rearrangements not previously mentioned, arising from permutation of the labels x 0 , x 1 , x 2 in Fig. 4 . (There is no need to consider interchange of α with β because it is equivalent to a combination of other rearrangements.) This gives a total of 2 19 · 3 3 > 10 7 code mappings across which the sets M 2 and L 2 (and, hence, the behavior under configuration B) can vary. accordance with (P4). The checking for the other 11 possible values for E 0 j is similar. We mention in closing that the subset of the 5-bit/6-bit mappings of Section V-A that also deal with configuration B could have more than the 192 elements described earlier. The reason is that, for ease of computer implementation and hand checking, (P4) does not attempt to take advantage of the alternation rule (strengthened by the use of alternative end delimiters as described in Section IV). For example, (P4) requires the CRC to detect a 7-bit error burst having configuration B that corrupts codeword C 3 from weight 3 to weight 4 without changing the weight of codeword C 7 , whereas such an error burst is guaranteed to be detected by the alternation rule.
VI. CONCLUSION
We have presented the first complete explanation of the design principles of the IEEE 802.12 coding scheme. This code has near-perfect dc balance and small run length, and allows the detection within an encoded data packet of any three single-bit errors or any 7-bit error burst that arbitrarily corrupts codewords carried on four parallel channels. A major part of the design effort was directed toward burst error detection, combining: geometrical insight (offset transmission of codewords); linear algebra, and combinatorial reasoning (to deal with configurations A and C); and computer search (to deal with configuration B).
